

Powers of 16, Powers of 2

16 ^m m=	2 ⁿ n=	Value	16 ^m m=	2 ⁿ n=	Value
0	0	1	4	16	65,536
	1	2		17	131,072
	2	4		18	262,144
	3	8		19	524,288
1	4	16	5	20	1,048,576
	5	32		21	2,097,152
	6	64		22	4,194,304
	7	128		23	8,388,608
2	8	256	6	24	16,777,216
	9	512		25	33,554,432
	10	1,024		26	67,108,864
	11	2,048		27	134,217,728
3	12	4,096	7	28	268,435,456
	13	8,192		29	536,870,912
	14	16,384		30	1,073,741,824
	15	32,768		31	2,147,483,648
			8	32	4,294,967,296

ASCII Character Set (7-Bit Code)									
LS Dig.	MS Dig.	0	1	2	3	4	5	6	7
		0	NUL	DLE	SP	0	@	P	'
1	SOH	DC1	!	1	A	Q	a	q	
2	STX	DC2	"	2	B	R	b	r	
3	ETX	DC3	#	3	C	S	c	s	
4	EOT	DC4	\$	4	D	T	d	t	
5	ENQ	NAK	%	5	E	U	e	u	
6	ACK	SYN	&	6	F	V	f	v	
7	BEL	ETB	'	7	G	W	g	w	
8	BS	CAN	(8	H	X	h	x	
9	HT	EM)	9	I	Y	i	y	
A	LF	SUB	*	:	J	Z	j	z	
B	VT	ESC	+	;	K	[k	{	
C	FF	FS	,	<	L	\	l		
D	CR	GS	-	=	M]	m	}	
E	SO	RS	.	>	N	^	n	~	
F	SI	US	/	?	O	_	o	DEL	

Hexadecimal and Decimal Conversion

How to use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference repeat the process to find subsequent hexadecimal characters.


23	Byte		16	15	Byte		8	7	Byte		0						
23	Char	20	19	Char	16	15	Char	12	11	Char	8	7	Char	4	3	Char	0
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1	1	1	1	1	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2	2	2	2	2	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3	3	3	3	3	3	3
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4	4	4	4	4	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5	5	5	5	5	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6	6	6	6	6	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7	7	7	7	7	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8	8	8	8	8	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9	9	9	9	9	9	9
A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10	10	10	10	10	10	10
B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11	11	11	11	11	11	11
C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12	12	12	12	12	12	12
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13	13	13	13	13	13	13
E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14	14	14	14	14	14	14
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15	15	15	15	15	15	15

Motorola reserves the right to make changes to this product. Although this information has been carefully reviewed and is believed to be reliable, Motorola does not assume any liability arising out of its use.

MC68000

16-/32-BIT MICROPROCESSOR
PROGRAMMING REFERENCE CARD

Programming Model




Fachhochschule Kaiserslautern
Fachbereich Elektrotechnik
Labor für Mikroprozessoren

Conditional Tests

Mnemonic	Condition	Encoding	Test
T	true	0000	1
F	false	0001	0
HI	high	0010	$\bar{C}\bar{Z}$
LS	low or same	0011	$C + Z$
CC(HS)	carry clear	0100	\bar{C}
CS(LO)	carry set	0101	C
NE	not equal	0110	\bar{Z}
EQ	equal	0111	Z
VC	overflow clear	1000	\bar{V}
VS	overflow set	1001	V
PL	plus	1010	\bar{N}
MI	minus	1011	N
GE	greater or equal	1100	$N\bar{V} + \bar{N}\bar{V}$
LT	less than	1101	$N\bar{V} + \bar{N}V$
GT	greater than	1110	$N\bar{V}\bar{Z} + \bar{N}\bar{V}Z$
LE	less or equal	1111	$Z + N\bar{V} + \bar{N}V$

Pin Assignments

64-Pin Dual-in-Line Package




Operation Code Map


Bits 15 through 12	Operation	Bits 15 through 12	Operation
0000	Bit Manipulation/MOVEP/Immediate	1000	OR/DIV/SBCD
0001	Move Byte	1001	SUB/SUBX
0010	Move Long	1010	(Unassigned)
0011	Move Word	1011	CMP/EOR
0100	Miscellaneous	1100	AND/MUL/ABCD/EXG
0101	ADDQ/SUBQ/ScC/DBcc	1101	ADD/ADDX
0110	Bcc/BSR	1110	Shift/Rotate
0111	MOVEQ	1111	(Unassigned)

Pin Assignments

68-Pin Grid Array




68-Terminal Chip Carrier



Reference Classification

Function Code Output			Reference Class	Function Code Output			Reference Class
FC2	FC1	FC0		FC2	FC1	FC0	
0	0	0	(Unassigned)	1	0	0	(Unassigned)
0	0	1	User Data	1	0	1	Supervisor Data
0	1	0	User Program	1	1	0	Supervisor Program
0	1	1	(Unassigned)	1	1	1	Interrupt Acknowledge

Exception Vector Format



Peripheral Vector Number Format


D15	D8 D7										D0
Ignored		v7	v6	v5	v4	v3	v2	v1	v0		

Where
 v7 is the MSB of the Vector Number
 v0 is the LSB of the Vector Number

Address Translated from 8-Bit Vector Number

A31									A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
All Zeroes		v7	v6	v5	v4	v3	v2	v1	v0	0	0								

Supervisor Stack Format



R/W (read/write): write = 0, read = 1
 I/N (instruction/not): instruction = 0, not = 1

Exception Grouping and Priority

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception processing begins within two clock cycles. (Highest priority)
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction.
2	TRAP, TRAPV, CHK Zero Divide	Exception processing is started by normal instruction execution. (Lowest priority)

Exception Vector Assignment

Vector Number(s)	Address			Assignment
	Dec	Hex	Space ⁶	
0	0	000	SP	Reset: Initial SSP ²
1	4	004	SP	Reset: Initial PC ²
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12 ¹	48	030	SD	(Unassigned, Reserved)
13 ¹	52	034	SD	(Unassigned, Reserved)
14	56	038	SD	Format Error ⁵
15	60	03C	SD	Uninitialized Interrupt Vector
16-23 ¹	64	040	SD	(Unassigned, Reserved)
	95	05F		---
24	96	060	SD	Spurious Interrupt ³
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors ⁴
	191	0BF		---
48-63 ¹	192	0C0	SD	(Unassigned, Reserved)
	255	0FF		---
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		---

NOTES:


- Vector numbers 12, 13, 16 through 23, and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.
- Reset vector (0) requires four words, unlike the other vectors which only require two words, and is located in the supervisor program space.
- The spurious interrupt vector is taken when there is a bus error indication during interrupt processing.
- Trap #n uses vector number 32 + n.
- MC68010/MC68012 only.
This vector is unassigned, reserved on the MC68000, and MC68008.
- SP denotes supervisor program space, and SD denotes supervisor data space.

Exception Processing Execution Times

Exception	Periods
Address Error	50(4/7)
Bus Error	50(4/7)
CHK Instruction	40(4/3) +
Divide by Zero	38(4/3) +
Illegal Instruction	34(4/3)
Interrupt	44(5/3)*
Privilege Violation	34(4/3)
RESET**	40(6/0)
Trace	34(4/3)
TRAP Instruction	34(4/3)
TRAPV Instruction	34(5/3)

+ Add effective address calculation time.
 *The interrupt acknowledge cycle is assumed to take four clock periods.
 **Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution starts.

Status Register






*Denotes reserved bits, read only as "0".


Interrupt Encoding

Priority	iPL2/1/0 Control Lines	Requested Interrupt Level	Status Reg. Int. Mask I2/I1/I0	Recognized Interrupt Level
Highest	LLL	7	111	7
*	LLH	6	110	7
*	LHL	5	101	6,7
*	LHH	4	100	5-7
*	HLL	3	011	4-7
*	HLH	2	010	3-7
*	HHL	1	001	2-7
Lowest	HHH	None	000	1-7


Instruction Operation Word General Format



Single-Effective-Address Instruction Operation Word



Double-Effective-Address Instruction Operation Word



Condition Code Computations

Operations	X	N	Z	V	C	Special Definition
ABCD	*	U	?	U	?	C = Decimal Carry Z = Z · Rm · ... · R0
ADD, ADDI, ADDX	*	*	*	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm · Rm + Sm · Dm · Rm
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	—	*	*	0	0	
CHK	—	*	U	U	U	
SUB, SUBI, SUBQ	*	*	*	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm · Rm + Sm · Dm · Rm
SUBX	*	*	*	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm · Rm + Sm · Dm · Rm Z = Z · Rm · ... · R0
CMP, CMPI, CMFMP	—	*	*	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm · Rm + Sm · Dm · Rm
DIVS, DIVU	—	*	*	?	0	V = Division Overflow
MULS, MULU	—	*	*	?	0	V = Multiply Overflow
SBCD, NBCD	*	U	?	U	?	C = Decimal Borrow Z = Z · Rm · ... · R0

Operations	X	N	Z	V	C	Special Definition
NEG	*	*	*	?	?	V = Dm · Rm, C = Dm + Rm
NEGX	*	*	?	?	?	V = Dm · Rm, C = Dm + Rm Z = Z · Rm · ... · R0
BTST, BCHG, BSET, BCLR	—	—	—	—	—	Z = Dn
ASL	*	*	*	?	?	V = Dm · (Dm-1 + ... + Dm-r) C = Dm-1 + ... + Dm-r
ASL (r=0)	—	*	*	0	0	
LSL, ROXL	*	*	*	0	?	C = Dm-r+1
LSR (r=0)	—	*	*	0	0	
ROXL (r=0)	—	*	*	0	?	C = X
ROL	—	*	*	0	?	C = Dm-r+1
ROL (r=0)	—	*	*	0	0	
ASR, LSR, ROXR	*	*	*	0	?	C = Dn-1
ASR, LSR (r=0)	—	*	*	0	0	
ROXR (r=0)	—	*	*	0	?	C = X
ROR	—	*	*	0	?	C = Dn-1
ROR (r=0)	—	*	*	0	0	

NOTES:
Sm Source Operand — most significant bit
Dm Destination operand — most significant bit
? See Special Definition
Rm Result operand — most significant bit
n bit number
r shift count
+ Boolean AND
+ Boolean OR
Rm Boolean NOT

Effective Addressing Mode Categories

Type	Mode	Register	Generation	Assembler Syntax
Data Register Direct	000	reg. no.	EA = Dn	Dn
Address Register Direct	001	reg. no.	EA = An	An
Register Indirect	010	reg. no.	EA = (An)	(An)
Postincrement Register Indirect	011	reg. no.	EA = (An), An ← An + N	(An) + (An) +
Predecrement Register Indirect	100	reg. no.	An ← An - N, EA = (An)	-(An)
Register Indirect With Offset	101	reg. no.	EA = (An) + d16	d16(An)
Indexed Register Indirect With Offset	110	reg. no.	EA = (An) + (Xn) + d8	d8(An, Xn)
Absolute Short	111	000	EA = (Next Word)	xxx
Absolute Long	111	001	EA = (Next Two Words)	xxxxxx
PC Relative With Offset	111	010	EA = (PC) + d16	d16(PC)
PC Relative With Index and Offset	111	011	EA = (PC) + (Xn) + d8	d8(PC + Xn)
Immediate	111	100	Data = Next Word(s)	#xxx
Quick Immediate	—	—	Inherent Data	#xxx (1-8)
Implied Register	—	—	EA = SR, USR, SR, PC	—

NOTES:
EA = Effective Address
An = Address Register
Dn = Data Register
N = 1 for Byte, 2 for Words and 4 for Long Words
Xn = Address of Data Register used as Index Register
SR = Status Register
PC = Program Counter
d8 = Eight bit Offset (displacement)
d16 = Sixteen bit Offset (displacement)
N = 1 for Byte, 2 for Words and 4 for Long Words
() = Contents of
— = Replaces

Mnemonic	Size	Address Mode	Dn	An	(An)	(An)+	-(An)	d16(An)	d8(An,Xn)	Abs.W	Abs.L	d16(PC)	d8(PC,Xn)	§ = Immed	§ = SR,CC	Opcode Bit Pattern	Boolean	Condition Codes											
																5432 1098 7654 3210	1111 11	X N Z V C											
Dbcc	W	d16 = Imm	#	cc	Counter	Branch										0101 CCCC 1100 10DD	If cc true, then NOP else Dn → Dn, if Dn = -1, then PC → d16 → PC	-----											
DIVS	W	d = Dn	s = 2	<156		2	<162	2	<162	2	<164	4	<166	4	<166	6	<170	4	<166	4	<168	4	<162	1000 DDD1 11eee eeee	Dn32:16 → Dn(r: q)	-----			
DIVU	W	d = Dn	s = 2	<140		2	<144	2	<144	2	<146	4	<148	4	<150	4	<148	4	<150	4	<154	4	<144	1000 DDD0 11eee eeee	Dn32:16 → Dn(r: q)	-----			
EOB	BW	s = Dn	d = 2	4	8	2	16	2	16	2	18	4	20	4	22	4	20	6	24	6	24	6	24	1011 rrrr 11SSEE EEEE	d ⊕ Dn → d	-----			
EOB SR	BW	s = Imm	d = 2	8	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	0000 1010 SSEE EEEE	d ⊕ # → d	-----		
EOB OCB	B	s = Imm	d = 2	8	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	0000 1010 0011 1100	s ⊕ OCB → OCB	-----		
EOB SR	W	s = Imm	d = 2	8	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	4	16	0000 1010 0111 1100	s ⊕ SR → SR	-----		
EXT	BW	s = Dn	d = 2	4	8	2	16	2	16	2	18	4	20	4	22	4	20	6	24	6	24	6	24	1100 AAA1 0100 1AAA	d ⊕ Dn → d	-----			
EXT	W	s = Dn	d = 2	4	8	2	16	2	16	2	18	4	20	4	22	4	20	6	24	6	24	6	24	1100 DDD1 1000 1AAA	d ⊕ # → d	-----			
ILLEGAL	W	s = Dn	d = 2	4	8	2	16	2	16	2	18	4	20	4	22	4	20	6	24	6	24	6	24	0100 1000 1100 DDD1	bit 7 → bits 15: 8 bit 15 → bits 31: 16 PC → -(SR), SR → -(SRP) (illegal vector) → PC	-----			
JMP	W	d = Imm	s = 2	4	8	2	16	2	16	2	18	4	20	4	22	4	20	6	24	6	24	6	24	0100 1110 11EE EEEE	d ⊕ PC → PC	-----			
LEA	W	d = An	s = 2	4	8	2	16	2	16	2	18	4	20	4	22	4	20	6	24	6	24	6	24	0100 AAA1 11eee eeee	PC → -(SR), d → PC s → An	-----			
LINK	W	d16 = Imm	s = 2	4	16																				0100 1110 0101 0AAA	An → -(SP), SP → An, SP ← d16 → SP	-----		
LSL, LSR	BW	count = Dn	d = 2	6+2n																					1110 rrrr 11SS10 10DD	C ← 0 X ← Left 0 ← Right C ← X	-----		
Memory	W	count = #1-8	d = 2	6+2n																					1110 rrrr 1010 10DD		-----		
MOVE	BW	d = Dn	s = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	00XX RRRM MMeee eeee	s → d	-----
MOVE	L	d = An	s = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0010 RRRM MMeee eeee	s → d	-----
MOVE OCB	W	d = OCB	s = 2	12	2	12	2	12	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	18	4	12	0100 0100 11eee eeee	s → CCR	-----
MOVE SR	W	d = SR	s = 2	12	2	12	2	12	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	18	4	12	0100 0110 11eee eeee	s → SR	-----
MOVE USP	L	s = USP	d = 2	4	4																					0100 0000 11EE EEEE	SR → d	-----	
MOVEA	W	d = An	s = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0100 1110 0110 1AAA	USP → An	-----
MOVEM	W	s = Xn	d = 2	4	2	4	2	12	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	18	6	12	0011 AAA0 01eee eeee	An → USP	-----
MOVEP	W	s = Dn	d = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0010 1000 10EE EEEE	Xn → d	-----
	L	s = Xn	d = 2	4	2	4	2	12	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	18	6	12	0100 1100 10eee eeee	s → Xn	-----
	L	s = Dn	d = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0100 1000 11EE EEEE	Xn → d	-----
	L	s = Dn	d = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0100 1100 11eee eeee	s → Xn	-----
	L	s = Dn	d = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0000 DDD1 1000 1AAA	Dn → d by bytes	-----
	L	s = Dn	d = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0000 DDD1 0000 1AAA	s → Dn by bytes	-----
	L	s = Dn	d = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0000 DDD1 1100 1AAA	Dn → d by bytes	-----
	L	s = Dn	d = 2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0000 DDD1 0100 1AAA	s → Dn by bytes	-----

